WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. 

AMD together we advance_

THE ROLE: 

We are looking for an adaptive, self-motivated DFx design verification engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The NBIO DFx team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.

THE PERSON: 

Will have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. 

KEY RESPONSIBILITIES:

• Verification of Analog/HSIO DFx architecture and features
• Build testbench components to support the next generation of NBIO IPs
• Estimate the time required to write the new feature tests and any required changes to the test environment
• Develop, maintain and improve test libraries to support IP level testing
• Test coverage and test cost reduction analysis
• Provide technical support to SoC and Post-Si teams to ensure successful bring up and enhance yield learning

PREFERRED EXPERIENCE: 

• Understanding of Design for Test methodologies and DFT verification experience (e.g. JTAG 1149.x, Scan, Memory BIST, PRBS, IO Loopback, etc.) 
• Understanding of Design for Debug methodologies and DFD features verification experience (e.g., Debug bus, Tracing, Trigger, Logic Analyzer, etc.) 
• Experienced with Verilog, System Verilog, C, and C++
• Developing UVM based verification frameworks and testbenches, processes and flows
• Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design
• Debug test failures to determine the root cause; work with design engineers to resolve design defects and correct any test issues
• Experience with ATE (Automatic Test Equipment) - ATE test pattern & test flow development, debug, test and characterization
• Experience in post-Si system level debug and use of tools such as JTAG debuggers, logic analyzers, and PCIe bus analyzers 

ACADEMIC CREDENTIALS: 

• Bachelor’s or master’s degree in related discipline preferred

LOCATION:

Penang, Malaysia

#LI-CC1

#LI-Hybrid

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

THE ROLE: 

We are looking for an adaptive, self-motivated DFx design verification engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The NBIO DFx team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.

THE PERSON: 

Will have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. 

KEY RESPONSIBILITIES:

• Verification of Analog/HSIO DFx architecture and features
• Build testbench components to support the next generation of NBIO IPs
• Estimate the time required to write the new feature tests and any required changes to the test environment
• Develop, maintain and improve test libraries to support IP level testing
• Test coverage and test cost reduction analysis
• Provide technical support to SoC and Post-Si teams to ensure successful bring up and enhance yield learning

PREFERRED EXPERIENCE: 

• Understanding of Design for Test methodologies and DFT verification experience (e.g. JTAG 1149.x, Scan, Memory BIST, PRBS, IO Loopback, etc.) 
• Understanding of Design for Debug methodologies and DFD features verification experience (e.g., Debug bus, Tracing, Trigger, Logic Analyzer, etc.) 
• Experienced with Verilog, System Verilog, C, and C++
• Developing UVM based verification frameworks and testbenches, processes and flows
• Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design
• Debug test failures to determine the root cause; work with design engineers to resolve design defects and correct any test issues
• Experience with ATE (Automatic Test Equipment) - ATE test pattern & test flow development, debug, test and characterization
• Experience in post-Si system level debug and use of tools such as JTAG debuggers, logic analyzers, and PCIe bus analyzers 

ACADEMIC CREDENTIALS: 

• Bachelor’s or master’s degree in related discipline preferred

LOCATION:

Penang, Malaysia

#LI-CC1

#LI-Hybrid