Post Silicon PCIe / Validation Engineering Lead - 164207

May 21, 2022
Roseville, United States
... Not specified
... Senior
Full time
... Office work

What you do at AMD changes everything 

At AMD, we push the boundaries of what is possible.  We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center. 

Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results.  It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.   If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.




The PCIe debug Engineer is a role with significant cross-Org impact and visibility.  The engineer in this position will be recognized as an authority and a trustworthy advisor in PCIe protocol, compliance, interrogability and software by senior technical leaders across multiple organizations as well as top group management level and respected by peers. Expertise with PCIe compliance and SIG fest exposure is a plus.



The position requires a solid combination of technical expertise and strategic acumen, ability to work effectively across functional and organizational boundaries and the ability to communicate effectively across customer, technical, business & executive audiences.  The successful candidate will work across multiple organizations as an action and results oriented thought leader with a passion for driving technology direction & strategy.



  • Drive the cross-org SW-HW pathfinding & tech readiness actions across teams to initiate, direct and mature the technology innovations at the juncture of memory/memory hierarchy and software, determine the value and dependencies through POR and on a solid path to execution
  • Develop the strategy and detailed plans for high potential technologies
  • Develop & own technology roadmap for software-visible-memory-technologies across HW (IPs, SoCs) & SW           
  • Proactively identify ambiguities/opens and drive one-voice (go/no-go) on technology direction, and recommendations by working closely with senior technologists and stakeholders across multiple orgs, and external customers/partners.     Drive standardization strategy & efforts as applicable
  • Kickoff/work through HW & SW teams to kickoff new innovations or PoCs
  • Drive/Manage impactful technology forum(s) with HW-SW experts
  • Work with, and establish trust across a diverse array of stakeholders across software, Business Units and HW teams, and external customers and ecosystem partners




  • Prior experience with driving a technology/technical-strategy & plan agenda to fruition
  • Prior experience driving a technology agenda and/or cross-group strategic initiatives successfully
  • Experience presenting to senior level audiences
  • Prior experience participating in and shaping an industry standard, or driving convergence with multiple external partners
  • Prior experience creating & driving technology roadmaps
  • Proven track record of taking ownership and driving technology directions & innovations into products
  • Proven track record of working with & influencing across broad set of stakeholders
  • Highly Technically savvy across broad spectrum of software and architecture with prior hands-on experience, technology details, and be comfortable driving discussions with other technologists & BUs     
  • Hands-on familiarity with one or more of the following: operating system internals, memory management, AI, micro-architecture
  • Deep familiarity with at least one or more of the following: memory or memory hierarchy, tiering architectures, Compute-in/near-memory, Non-volatile memory
  • Deep familiarity with at least one or more of the following: computer architecture, datacenter/cloud architecture & platforms, GPU architecture, PC or network platforms/architecture



  • Masters in CS/EE with 12+ years’ experience
  • Bachelors with 14+ years’ experience



Roseville, CA

Folsom, CA




Requisition Number: 164207 
Country: United States State: California City: Roseville 
Job Function: Design

Benefits offered are described here.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies or fee based recruitment services. AMD and its subsidiaries are equal opportunity employers. We consider candidates regardless of age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status. Please click here for more information.

5000 + employees
2566 available jobs