RTL Design Engineer

Feb 23, 2024
Vancouver, Canada
... Not specified
... Intermediate
Full time
... Office work

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. 

AMD together we advance_

RTL DESIGN ENGINEER 

 

THE ROLE: 

The Memory PHY team is looking for a passionate and experienced Design Engineer for RTL and Firmware development of high-speed LPDDR, DDR IPs. Be a part of the definition, design and development phase of industry-leading Memory PHYs and interface IP. This opportunity includes creation of new IO designs as well as working on multiple designs and enhancing methodologies in parallel. Be a part of a team that delivers Industry leading IP and help our experts in RTL, FW, circuit, and architecture teams develop leading edge and differentiating IPs.

 

THE PERSON: 

You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. 

 

KEY RESPONSIBILITIES: 

  • Microarchitectural design and RTL implementation of IP features.
  • PHY Digital Architecture development from pathfinding, coding, verification to physical implementation
  • Participate in design specification and RTL code reviews.
  • Analyze RTL design for power optimization and timing optimization
  • Collaborate with Design Verification team to execute on design features Timing Synthesis & Drive Physical implementation
  • Collaborate with Firmware team to develop firmware sequences and algorithms

 

PREFERRED EXPERIENCE: 

  • Digital design engineering experience
  • Proficient in debugging firmware and RTL code using simulation tools 
  • Proficient in using UVM testbenches and working in Linux and Windows environments
  • Experienced with Verilog, System Verilog, C, and C++  
  • Excellent knowledge of Verilog, System Verilog and a scripting language; experience with Python, Perl and TCL is a plus
  • Knowledge of clocking architectures, synchronization, and CDC methodology
  • SERDES, DDR, Memory Controller, or MAC Design experience is preferred
  • Strong understanding of computer organization/architecture.
  • Mixed signal RTL experience is a plus
  • Exposure to leadership or mentorship is an asset 

 

ACADEMIC CREDENTIALS: 

Bachelors or Masters degree in computer engineering/Electrical Engineering 

 

LOCATION:

Vancouver, British Columbia

 

 

#LI-DP1

#LI-Hybrid

Benefits offered are described:  AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Benefits offered are described:  AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

RTL DESIGN ENGINEER 

 

THE ROLE: 

The Memory PHY team is looking for a passionate and experienced Design Engineer for RTL and Firmware development of high-speed LPDDR, DDR IPs. Be a part of the definition, design and development phase of industry-leading Memory PHYs and interface IP. This opportunity includes creation of new IO designs as well as working on multiple designs and enhancing methodologies in parallel. Be a part of a team that delivers Industry leading IP and help our experts in RTL, FW, circuit, and architecture teams develop leading edge and differentiating IPs.

 

THE PERSON: 

You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. 

 

KEY RESPONSIBILITIES: 

  • Microarchitectural design and RTL implementation of IP features.
  • PHY Digital Architecture development from pathfinding, coding, verification to physical implementation
  • Participate in design specification and RTL code reviews.
  • Analyze RTL design for power optimization and timing optimization
  • Collaborate with Design Verification team to execute on design features Timing Synthesis & Drive Physical implementation
  • Collaborate with Firmware team to develop firmware sequences and algorithms

 

PREFERRED EXPERIENCE: 

  • Digital design engineering experience
  • Proficient in debugging firmware and RTL code using simulation tools 
  • Proficient in using UVM testbenches and working in Linux and Windows environments
  • Experienced with Verilog, System Verilog, C, and C++  
  • Excellent knowledge of Verilog, System Verilog and a scripting language; experience with Python, Perl and TCL is a plus
  • Knowledge of clocking architectures, synchronization, and CDC methodology
  • SERDES, DDR, Memory Controller, or MAC Design experience is preferred
  • Strong understanding of computer organization/architecture.
  • Mixed signal RTL experience is a plus
  • Exposure to leadership or mentorship is an asset 

 

ACADEMIC CREDENTIALS: 

Bachelors or Masters degree in computer engineering/Electrical Engineering 

 

LOCATION:

Vancouver, British Columbia

 

 

#LI-DP1

#LI-Hybrid

COMPANY JOBS
1781 available jobs
WEBSITE