Senior Design Verification Engineer

Mar 09, 2024
Vancouver, Canada
... Not specified
... Senior
Full time
... Office work

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. 

AMD together we advance_

SMTS Silicon Design Engineer

 

The Role:

We are looking for a SMTS Design Verification Engineer who will be part of the performance verification team working on next generation of a complex multi-subsystem IP(NBIO Org) for client, server, embedded, graphics, and semi-custom chips. The role involves working directly on multiple industrial standards like PCIe, CXL, I/O Virtualizations, Memory management as well as x86/ARM SoC architectures.  This is a multidisciplinary function/role, working in a close collaboration with IP design and verification managers, system Architects, SOC verification and validation teams on performance aspects of the multi-subsystem IP. We also work closely with performance architects and modelling teams to execute case studies to help HW Architects to drive the design and features definition for the next generation of products.

 

 

The Person:

You have strong hands on technical experience with performance analysis and verifications for complex designs. Solid understanding of UVM methodology and developing or enhancing testbenches for performance verification. You have a passion for modern, complex processor architecture, digital design, and verification in general and have led team of individuals or mentored Jr Engineers and provided technical support for various projects. You are also a team player who has excellent communication skills and experience collaborating with cross-site teams.  Strong analytical and problem-solving skills and are willing to learn and ready to take on problems. You are a self-starter to independently drive tasks to completion and possess a continuous improvement mindset.

 

 

Key Responsibilities:

  • Technically lead a small team of engineers, responsible for NBIO performance for various projects
  • Collaborate with performance architects, design and verification engineers to understand the new performance features to be verified.
  • Create test plan documentation, based on use cases defined by hardware designers and architects, coordinate technical reviews within the team
  • Drive regression triage meetings with team, and drive daily scrum for various projects as well as manage backlogs and planning
  • Actively involved in developing new ideas to improve the engineering infrastructure, methodology and execution
  • Provide technical support to the team to debug both functional and performance test failures to determine the problem’s root cause.
  • Work with RTL designers and SoC/IP Architects to resolve HW and configuration related performance issues
  • Analyze and review performance results with SoC/Chip leads and suggest potential solutions.
  • Work on performance case studies with Performance architects, facilitating research through generating results and scripts to analyze results
  • Write detailed reports to publish performance results and present them in various management readouts

 

 

Preferred Experience:

  • 7+ years of ASIC design verification experience with strong knowledge of RTL design, verification and Architecture
  • Hands on experience with developing or enhancing UVM testbenches and proficient in UVM and SV concepts
  • Solid understanding of IP level ASIC design and verification flow from project planning to tape out
  • Strong experience in debugging functional or performance issues in the design
  • Hands on experience with scrum planning and execution
  • Experience with C/C++ and scripting language: Perl, Python, TCL
  • Strong problem solving skills

 

 

Academic Credentials:

Bachelors or Master's degree(preferred) in Computer Science/Computer engineering/Electrical Engineering

 

Location:

Vancouver, BC or Markham, ON

 

#LI-RD1

Benefits offered are described:  AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Benefits offered are described:  AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

SMTS Silicon Design Engineer

 

The Role:

We are looking for a SMTS Design Verification Engineer who will be part of the performance verification team working on next generation of a complex multi-subsystem IP(NBIO Org) for client, server, embedded, graphics, and semi-custom chips. The role involves working directly on multiple industrial standards like PCIe, CXL, I/O Virtualizations, Memory management as well as x86/ARM SoC architectures.  This is a multidisciplinary function/role, working in a close collaboration with IP design and verification managers, system Architects, SOC verification and validation teams on performance aspects of the multi-subsystem IP. We also work closely with performance architects and modelling teams to execute case studies to help HW Architects to drive the design and features definition for the next generation of products.

 

 

The Person:

You have strong hands on technical experience with performance analysis and verifications for complex designs. Solid understanding of UVM methodology and developing or enhancing testbenches for performance verification. You have a passion for modern, complex processor architecture, digital design, and verification in general and have led team of individuals or mentored Jr Engineers and provided technical support for various projects. You are also a team player who has excellent communication skills and experience collaborating with cross-site teams.  Strong analytical and problem-solving skills and are willing to learn and ready to take on problems. You are a self-starter to independently drive tasks to completion and possess a continuous improvement mindset.

 

 

Key Responsibilities:

  • Technically lead a small team of engineers, responsible for NBIO performance for various projects
  • Collaborate with performance architects, design and verification engineers to understand the new performance features to be verified.
  • Create test plan documentation, based on use cases defined by hardware designers and architects, coordinate technical reviews within the team
  • Drive regression triage meetings with team, and drive daily scrum for various projects as well as manage backlogs and planning
  • Actively involved in developing new ideas to improve the engineering infrastructure, methodology and execution
  • Provide technical support to the team to debug both functional and performance test failures to determine the problem’s root cause.
  • Work with RTL designers and SoC/IP Architects to resolve HW and configuration related performance issues
  • Analyze and review performance results with SoC/Chip leads and suggest potential solutions.
  • Work on performance case studies with Performance architects, facilitating research through generating results and scripts to analyze results
  • Write detailed reports to publish performance results and present them in various management readouts

 

 

Preferred Experience:

  • 7+ years of ASIC design verification experience with strong knowledge of RTL design, verification and Architecture
  • Hands on experience with developing or enhancing UVM testbenches and proficient in UVM and SV concepts
  • Solid understanding of IP level ASIC design and verification flow from project planning to tape out
  • Strong experience in debugging functional or performance issues in the design
  • Hands on experience with scrum planning and execution
  • Experience with C/C++ and scripting language: Perl, Python, TCL
  • Strong problem solving skills

 

 

Academic Credentials:

Bachelors or Master's degree(preferred) in Computer Science/Computer engineering/Electrical Engineering

 

Location:

Vancouver, BC or Markham, ON

 

#LI-RD1

COMPANY JOBS
1654 available jobs
WEBSITE