SMTS Silicon Design Engineer

Jan 17, 2024
Hyderabad, India
... Not specified
... Intermediate
Full time
... Office work


WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. 

AMD together we advance_




SMTS Silicon Design Engineer [RTL]

 

THE ROLE:

The Core design team is responsible for development of ‘High performance and Ultralow power x86 microprocessor core’. The role provides a unique opportunity to work at the micro-architectural level of the next-gen Core, with exposure to designs that defines the next wave of client (laptops/ultra-books/think-clients/server) and custom designs. The multi-billion gate complexity and high-frequency (GHz) design development gives the learning experience of the latest and greatest design and verification methodologies, using cutting edge advanced technology nodes.

 

KEY RESPONSIBILITIES:

  • RTL design of high performance x86-core ISA features, clock/reset/power features of processor, IP Integration, sub-system level design
  • Design of x86 Core microarchitecture features, power management features, cache, coherency.
  • Design optimization for implementing power efficient IP, implementing the RTL using low power techniques
  • Responsible for the inter IP integration issues resolution
  • Own the Clock-Domain crossing, Linting aspects of the overall design of the IP and the subsystem.
  • Work closely with DFT, Physical Design and SOC teams to incorporate the interdisciplinary feedback into the design
  • Micro-architecting and documentation of the design features
  • Mentor the junior members of the RTL team to meet the team goals
  • Your commitment to innovating as a team member demonstrated through excellent communication, knowledge of proper documentation techniques, and independently driving tasks to completion.

 

PREFERRED EXPERIENCE:

  • 12+ years of experience in Digital IP/ASIC design and Verilog RTL development
  • Experience in full IP design cycle, requirements definition, architecture and microarchitecture specification.
  • Should be well versed with RTL design verification, design quality checks, synthesis, timing closure and post silicon validation.
  • Expert on Verilog RTL design and has experience of multiscale digital IP/ASIC projects.
  • Should possess expertise in front-end EDA tools sign-off and its flows.
  • Familiarity with low power design and low power flow is an added plus.
  • Ability to program with scripting languages such as Python or Perl is a plus;
  • Highly motivated to seek out solutions and willing to learn new skills to fulfill job requirements;
  • Proven interpersonal skills, leadership and teamwork;
  • Excellent writing skills in the English language, editing and organizational skills required;
  • Skilled at prioritization and multi-tasking;
  • Good understanding of engineering terminology used within the semiconductor industry;
  • Good understanding of digital design concepts;
  • Knowledge of, or experience in, functional design verification or design is highly desired.

 

 

ACADEMIC CREDENTIALS:

  • Master’s degree preferred with emphasis in Electrical/Electronics Engineering, Computer Engineering, or Computer Science with a focus on computer architecture

 

LOCATION:

Hyderabad

 

#LI-PK1

 




Benefits offered are described:  AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Benefits offered are described:  AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

SMTS Silicon Design Engineer [RTL]

 

THE ROLE:

The Core design team is responsible for development of ‘High performance and Ultralow power x86 microprocessor core’. The role provides a unique opportunity to work at the micro-architectural level of the next-gen Core, with exposure to designs that defines the next wave of client (laptops/ultra-books/think-clients/server) and custom designs. The multi-billion gate complexity and high-frequency (GHz) design development gives the learning experience of the latest and greatest design and verification methodologies, using cutting edge advanced technology nodes.

 

KEY RESPONSIBILITIES:

  • RTL design of high performance x86-core ISA features, clock/reset/power features of processor, IP Integration, sub-system level design
  • Design of x86 Core microarchitecture features, power management features, cache, coherency.
  • Design optimization for implementing power efficient IP, implementing the RTL using low power techniques
  • Responsible for the inter IP integration issues resolution
  • Own the Clock-Domain crossing, Linting aspects of the overall design of the IP and the subsystem.
  • Work closely with DFT, Physical Design and SOC teams to incorporate the interdisciplinary feedback into the design
  • Micro-architecting and documentation of the design features
  • Mentor the junior members of the RTL team to meet the team goals
  • Your commitment to innovating as a team member demonstrated through excellent communication, knowledge of proper documentation techniques, and independently driving tasks to completion.

 

PREFERRED EXPERIENCE:

  • 12+ years of experience in Digital IP/ASIC design and Verilog RTL development
  • Experience in full IP design cycle, requirements definition, architecture and microarchitecture specification.
  • Should be well versed with RTL design verification, design quality checks, synthesis, timing closure and post silicon validation.
  • Expert on Verilog RTL design and has experience of multiscale digital IP/ASIC projects.
  • Should possess expertise in front-end EDA tools sign-off and its flows.
  • Familiarity with low power design and low power flow is an added plus.
  • Ability to program with scripting languages such as Python or Perl is a plus;
  • Highly motivated to seek out solutions and willing to learn new skills to fulfill job requirements;
  • Proven interpersonal skills, leadership and teamwork;
  • Excellent writing skills in the English language, editing and organizational skills required;
  • Skilled at prioritization and multi-tasking;
  • Good understanding of engineering terminology used within the semiconductor industry;
  • Good understanding of digital design concepts;
  • Knowledge of, or experience in, functional design verification or design is highly desired.

 

 

ACADEMIC CREDENTIALS:

  • Master’s degree preferred with emphasis in Electrical/Electronics Engineering, Computer Engineering, or Computer Science with a focus on computer architecture

 

LOCATION:

Hyderabad

 

#LI-PK1

 

COMPANY JOBS
1746 available jobs
WEBSITE