SMTS Systems Design Validation Engineer - 163801
What you do at AMD changes everything
At AMD, we push the boundaries of what is possible. We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center.
Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results. It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world. If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.
AMD is looking for a qualified Senior Systems Design Validation Engineer to be a leader and partner in a small project team, responsible for pre- and post-silicon validation of the boot and platform management controller (PMC), which is at the heart of the next-generation Xilinx products at AMD. These Xilinx products are core components that enable a wide breadth of applications from AI/vision systems to data processing networks. AMD needs thoughtful, innovative, and thorough engineers who enjoy hands-on test development and debug. Engineers, who reap satisfaction from being part of a team that can deliver world-class silicon SoC devices, should apply. Bring your Verilog simulation, emulation, and scripting skills along with your expertise and ideas to effectively prove and deliver boot, peripheral interface, and platform power domain management functionality on which customer systems can rely.
- Work with the PMC architecture, design, and verification teams to identify use cases, vet specifications, capture and articulate use/solution details, develop pre-silicon and post-silicon test cases, and execute/debug validation tests
- Create system level test cases, that involve integrated IP, external component interfaces, and internal control/data paths to analyze function of the design tools and performance of the silicon
- Build and execute pre-silicon validation test cases in simulation environments
- Port, develop, and execute validation test cases on prototype emulation systems
- Port and develop validation test cases for silicon devices on hardware
- Bring-up first silicon and direct necessary debug of silicon and supporting tools
- Equip internal applications teams with IP/system knowledge for delivering quality documentation and design examples
- Aid internal customer support teams with expertise and experiments to overcome design blockages
- Engineering background with 8+ years of relevant experience
- Experience in IP/SoC/systems pre-silicon and post-silicon validation
- Experience with RTL (Verilog) simulation and test benches
- Experience with prototyping/emulation systems
- Experience and judgment for developing test coverage for real-world systems scenarios
- Experience with device bring-up and lab hardware debug of complex ASICs, FPGAs, or SoCs
- Working knowledge of standard bus protocols and flash memory interfaces
- Familiarity with embedded processing systems, including experience with C code and Linux commands
- Experience with scripting languages, such as Python and Tcl
- Strong communication, teamwork, and problem-solving skills
- Knowledge of the Xilinx Vivado design tools and SoC/FPGA devices are a plus
- Knowledge of Xilinx device boot methods is a plus
Requisition Number: 163801
Country: United States State: California City: San Jose
Job Function: Design
Benefits offered are described here.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies or fee based recruitment services. AMD and its subsidiaries are equal opportunity employers. We consider candidates regardless of age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status. Please click here for more information.